|
|
Design for Testability and for Built-in Self Test |
In this course you will learn all aspects of Design for Testability, from what it is, why you might need it, why someone would object to it, and what it can and cannot accomplish. You will learn how today's technology has become elusive to certain failure modes and how important it is to expose them through more testable designs. First you will learn some simple techniques to enhance observability and controllability. You will learn how you can access hundreds of internal points with as few as four additional edge connector pins. You will learn specific guidelines for both digital and analog circuit testability. You will learn structured testability techniques, such as internal and boundary-scan. You will come away with a deep understanding of the IEEE 1149.1 (JTAG) standard's operation, use and even its limitations. You will also learn some new techniques in testability, including IDDQ testing and I/O Mapping.
In the second part of the course, you will learn what built-in [self] test (BIST) is and how it can be specified. You will learn structures such as linear feedback shift registers (LFSRs), signature analyzers, and pseudo-random signal generators. With these building blocks you will be able to evaluate a number of BIST architectures. You will learn BIT Software techniques and consider the effect false alarms have on BIT. You will finally be able to specify BIT for your products and look at the possibilities of BIT taking over some of the ATE functions.
|
Details
|
|
|
Random Vibration, Shock Testing, HALT, ESS, HASS Measurements, Analysis and Calibration |
Upon completion of this short course, you will be able to measure vibration and shock, calibrate vibration and shock measurement systems, convert measured data into a test program, interpret vibration and shock test requirements, conduct vibration and shock tests, design suitable vibration and shock test fixtures.
|
Details
|
